NANO LETTERS

2005 Vol. 5, No. 2 345–348

High Performance n-Type Carbon Nanotube Field-Effect Transistors with Chemically Doped Contacts

Ali Javey,[†] Ryan Tu,[†] Damon B. Farmer,[‡] Jing Guo,[§] Roy G. Gordon,[‡] and Hongjie Dai*,[†]

Department of Chemistry and Laboratory for Advanced Materials, Stanford University, Stanford, California 94305, Department of Chemistry and Chemical Biology, Division of Engineering and Applied Sciences, Harvard University, Cambridge, Massachusetts 02138, and Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida 32608

Received December 14, 2004; Revised Manuscript Received January 5, 2005

ABSTRACT

Short channel (\sim 80 nm) n-type single-walled carbon nanotube (SWNT) field-effect transistors (FETs) with potassium (K) doped source and drain regions and high- κ gate dielectrics (ALD HfO₂) are obtained. For nanotubes with diameter \sim 1.6 nm and band gap \sim 0.55 eV, we obtain n-MOSFET-like devices exhibiting high on-currents due to chemically suppressed Schottky barriers at the contacts, subthreshold swing of 70 mV/decade, negligible ambipolar conduction, and high on/off ratios up to 10⁶ at a bias voltage of 0.5 V. The results compare favorably with the state-of-the-art silicon n-MOSFETs and demonstrate the potential of SWNTs for future complementary electronics. The effects of doping level on the electrical characteristics of the nanotube devices are discussed.

Single-walled carbon nanotubes (SWNTs) are promising for future high performance electronics such as field effect transistors (FETs) owing to their various unique properties including ballistic transport with relatively long mean free paths and high compatibility with high- κ dielectrics imparted by their unique chemical bonding and surface stability. 1-12 While much has been done to achieve high performance p-type nanotube FETs through contact optimization, dielectric integration and lateral scaling, progress on n-FETs has been slow partly due to the difficulty in affording low Schottky (SB) contacts for high on-states and at the same time achieving high on/off ratios with small diameter (or large band gap) tubes. Here, by invoking chemical doping, high- κ dielectrics, and new device design, we demonstrate n-type SWNT FETs with performance matching or approaching the best p-type nanotube FETs and surpassing the state-of-the-art Si n-MOSFET.

SWNT synthesis,¹³ atomic layer deposition (ALD) of $HfO_2^{10,14,15}$ ($t_{ox}=8$ nm) and details of device fabrication are similar to those described previously. In Figure 1, we first show the electrical properties of a back-gated ($t_{SiO2}=10$ nm, Figure 1a) semiconducting SWNT ($d\sim1.4$ to 1.5 nm, channel length $L\sim150$ nm between Pd source/drain

S/D) device before and after K-doping (details of doping described previously¹⁶⁻¹⁸). The as-made device is a p-type FET with $I_{\rm on} \sim 5~\mu{\rm A}$ and linear conductance of $G_{\rm on} \sim 0.3$ e^2/h (Figure 1b). I_{on} is lower than the expected, 1,19 20–25 μA per tube as limited by the existence of a SB⁴ (height \sim 0.1 eV, width $\sim t_{\rm SiO2}$) between Pd¹ and the d = 1.4 - 1.5 nm tube. After heavily n-doping the device with potassium in vacuum, $I_{\rm on}$ and $G_{\rm on}$ increase to over 20 μ A and e²/h (Figure 1b) respectively, suggesting high metal-semiconductor contact transparency ($T_{\rm MS}\sim 1$) and quasi ballistic transport within the nanotube. The current-voltage $(I_{ds}-V_{ds})$ characteristics of the device become largely gate independent, corresponding to a near-metallic n⁺ state of the SWNT (Fermi level well within the conduction band) due to heavy electron donation by K. This result clearly shows that n-doping of the semiconducting SWNT is highly effective in suppressing SBs and increasing the electron transmission probability $T_{\rm MS}$ to the conduction band of SWNTs at the Pd-tube contacts.

Having established that chemical doping can afford high on-current injection into the n-channel of a SWNT, we then moved onto constructing n-type SWNT FETs with n^+ -i- n^+ structures (with heavily doped S/D regions, Figure 2a), similar in principle to conventional n-MOSFETs.²⁰ We patterned top-gate stack (gate length $L_{\rm g} \sim 80$ nm) on individual SWNTs on p⁺Si/SiO₂ (~500 nm) substrates

^{*} Corresponding author. E-mail: hdai@stanford.edu.

[†] Stanford University.

[‡] Harvard University.

[§] University of Florida.




Figure 1. n-Doping of nanotubes by K vapor. (a) AFM image of a nanotube device (top panel) and schematic drawing of K doping of the device (bottom panel). The K vapor was generated by applying a current across an alkaline metal dispenser for a few minutes ($\sim 1-10$ min, depending on the desired doping level). (b) $I_{\rm ds}-V_{\rm ds}$ characteristics of a device before and after K-doping at two gate voltages $V_{\rm gs}=-3$ V (red) and 0 V (green). Heavy n-doping of the nanotube along its entire length resulted in highly conducting near-metallic behavior with no significant gate dependence. All measurements were conducted in vacuum ($\sim 10^{-5}$ Torr). The chemical doping effects were found to reverse upon exposure to ambient environment due to the reactivity of K atoms. Potentially, passivation methods or air-stable dopants could be used to avoid air sensitivity.

0.0 (V)


0.5

1.0

-0.5

without overlapping the Pd (15 nm thick) metal S/D (distance $L \sim 250$ nm). The top-gate stack consisted of an ~ 8 nm thick HfO₂ dielectric layer and $\sim 0.5/15$ nm Ti/Pd gate metal atop formed by an ALD and liftoff technique. ^{10,14,15} The nanotube segments outside the gate stack are fully exposed for K vapor doping to form n⁺ regions (Figure 2a). ALD of HfO₂ on SWNTs provides excellent electrostatic modulation of the channel conductance without degrading the transport property of the 1D nanotube channels. ^{3,9,10} This is another key element in affording high performance n-type SWNT FETs.

Prior to K doping, the devices operated as p-MOSFETs (Figure 2b blue curve) when the two ends of the tube were






Figure 2. High performance nanotube n-MOSFET. (a) AFM image and schematic of a nanotube MOSFET. Note that two steps of electron beam lithography with an over-layer positioning accuracy of ~ 50 nm were used to form Pd S/D and gate stack, respectively. (b) $I_{\rm ds} - V_{\rm gs}$ curves for a nanotube ($d \sim 1.6-1.7$ nm) MOSFET before (blue) and after (red) K-doping. Before K-doping for the p-FET, a back gate voltage of -15 V was applied to obtain electrostatically p-doped contacts. For the n-FET, the back gate was grounded during the measurements after the contacts were chemically doped by K. (c) $I_{\rm ds} - V_{\rm ds}$ output characteristics of the device before (p-FET, blue) and after (n-FET, red) K-doping. From low to high current curves, the top-gate voltages are $V_{\rm gs} = 0.2$ to -1 V in 0.2 V steps for the p-FET and $V_{\rm gs} = -0.2$ to 0.6 V in 0.2 V steps for the n-FET.

Nano Lett., Vol. 5, No. 2, **2005**

electrostatically hole-doped by a back-gate.²¹ Upon exposure to K vapor in vacuum, the S/D regions became n-doped while the top-gated channel regions remained intrinsic due to blocking of K by the gate stack. This afforded n⁺-i-n⁺ n-type nanotube MOSFETs. The electrical properties of a SWNT ($d \sim 1.6-1.7$ nm; $E_{\rm g} \sim 0.55$ eV) MOSFET before (p-type) and after K-doping (n-type) in vacuum are shown in Figure 2b,c. The n-FET (K-doped S/D) and p-FET (electrostatically doped S/D) showed near-symmetrical characteristics with similar on-currents $I_{\rm on} \sim 8 \,\mu{\rm A}$ at $V_{\rm ds} = 0.5$ (Figure 2c). The transconductance were $(\mathrm{d}I_{\mathrm{ds}}/\mathrm{d}V_{\mathrm{gs}})_{\mathrm{max}}\sim20$ μ S and \sim 10 μ S for n- and p- FETs, respectively. Both devices exhibited excellent switching characteristics with subthreshold swings $S = dI_{ds}/dV_{gs} \sim 70-80$ mV/decade (Figure 2b), near the theoretical limit of the $S \sim 60 \text{ mV/}$ decade. Note that at $V_{\rm ds}=0.5$ V, a high $I_{\rm on}/I_{\rm off}\sim 10^6$ was achieved for the nanotube n-MOSFET with no significant ambipolar p-channel conduction (Figure 2b red curve). These characteristics are the best reported to-date for n-type nanotube FETs enabled by the MOSFET geometry^{6,22} with chemically doped S/D, high- κ dielectrics, and transparent metal-tube contacts. In such a MOSFET-like geometry, the gate electric fields result in bulk switching of the nanotube directly under the gate stack with little effect to the Schottky barriers at the metal-tube junctions.

We next investigated the effects of the contacts doping level on the electrical characteristics of our nanotube n-FETs. The doping level was varied by adjusting the exposure time of the devices to K atoms. Figure 3a (dashed curve) shows the switching properties for the same device in Figure 2 but at a higher degree of n-doping of the S/D contacts. The oncurrent of the device increased from $\sim 8 \mu A$ to 15 μA at V_{ds} = 0.5 V (Figure 3b), attributed to further enhanced transparency at the Pd-tube junctions and lower series resistance in the n⁺ nanotube segments. The on-current increase was, however, accompanied by a more obvious ambipolar pchannel conduction, an increase in the minimum leakage current (I_{min}), and a reduction of I_{on}/I_{min} from 10⁶ to 10⁴ (Figure 3a dashed curve). The enhanced I_{min} is attributed to the thinning of the band-to-band tunneling barriers (resulting in an increase in the transmission probability $T_{\rm bb}$) and reduction of the activation energy barriers for the thermionic emission of electrons at the doped-contact/channel junctions (Figure 3d). In addition to I_{on} and I_{min} , the ambipolar hole leakage current at large negative voltages is also enhanced at the higher doping level, once again, due to the decrease in the band-to-band tunneling barriers.

The results above suggest that for $d \sim 1.6$ nm and band gap $E_{\rm g} \sim 0.55$ eV SWNTs, a moderate doping level for the n⁺ S/D regions is optimum for high performance nanotube n-MOSFET with $I_{\rm on}$ of $\sim 8~\mu{\rm A}$, $S \sim 70~{\rm mV/decade}$, small leakage current ($I_{\rm on}/I_{\rm off} \sim 10^6$), and little ambipolar conduction. Comparing to our best p-type SWNT FETs, 10 the current n-FET is better in lower off-state and less ambipolar conduction (due to the MOSFET geometry 6,22 and smaller tube diameter) but lower in on-current due to the series resistance in the S/D nanotube segments and nonideal n-type contacts at this doping level. Careful attention must be paid




Figure 3. Dependence of nanotube FET transport properties on the doping level of contacts. (a) $I_{\rm ds}-V_{\rm gs}$ characteristics of the nanotube n-FET in Figure 2 with high (dashed line) and moderate (solid line) doping levels. The back gate is grounded in all measurements. (b) $I_{\rm ds}-V_{\rm ds}$ curves for the high-doping n-FET with $V_{\rm gs}=-0.2$ to 1 V in 0.2 V steps. (c) $I_{\rm ds}-V_{\rm gs}$ curves of the high-doping n-FET recorded at 300 and 10 K respectively. (d) Band diagram for the off-state of the nanotube n-MOSFET. Large contact doping results in higher on-currents (increased metal-semiconductor transmission probabilities $T_{\rm ms}$ and reduced series resistance of the semiconductor contacts), but also higher leakage and more ambipolar conduction (increased band to band transmission probability $T_{\rm bb}$).

in controlling the chemically doped S/D contacts for carbon nanotube MOSFETs in order to balance $I_{\rm on}$ and $I_{\rm on}/I_{\rm off}$. This is in contrast to the Si MOSFETs where band-to-band tunneling is not significant and the leakage currents are mostly independent of the S/D doping profiles, at least in the >100 nm length scales. The enhanced band-to-band tunneling in nanotube devices is attributed to smaller energy band gaps, smaller effective carrier mass, and symmetric conduction and valance band states. Potentially, larger band gap (smaller diameter) nanotubes can be integrated as the active device components in order to allow for lower band-to-band leakage currents even at very high contact doping levels, enabling higher on-state currents and lower leakage currents.

We note that the n-channel on-state conductance of the nanotube FET with highly n-doped contacts exhibits little temperature dependence from 300 to 10 K and oscillations in $I_{\rm ds}-V_{\rm gs}$ at low temperatures due to quantum interference effects (Figure 3c). This confirms the absence of thermionic current to the conduction band of SWNTs at the Pd/n⁺– SWNT contacts for the heavy K-doping case (with high $I_{\rm on} \sim 20~\mu{\rm A}$). The SB height between a conventional semiconductor (e.g., Si) and a metal is relatively insensitive to doping level in the semiconductor due to Fermi level pinning by surface states. Ohmic contacts to a conventional semiconductor are obtained by heavy doping to afford ultrathin SB

Nano Lett., Vol. 5, No. 2, **2005**




Figure 4. Nanotube and Si n-MOSFET performance comparison. Current density (current normalized by 2d for nanotubes) as a function of $I_{\rm on}/I_{\rm off}$ for the nanotube device with two S/D doping levels and a 100 nm node state-of-the-art Si n-MOSFET²⁶ at $V_{\rm dd} = V_{\rm ds} = V_{\rm gs}({\rm on}) - V_{\rm gs}({\rm off}) = 0.5$ V. The Si n-MOSFET has a channel length of $L{\sim}70$ nm and a $t_{\rm ox} \sim 1.5$ nm thick thermally grown SiO₂ as gate dielectric (ref 26 and personal communication with D. A. Antoniadis).

barrier width transparent to tunneling.²⁰ Since Fermi level pinning is small or nearly absent in SWNTs, we suggest that near-transparent n-type contacts formed by chemical doping are mainly a result of reduction of SB height at the tube—metal junctions. It is also possible that thinning of SB width is involved, though the precise degree of pinning and barrier thinning are currently unknown and require further investigation.

To further assess the performance of our n-type nanotube FETs, we compare their on-currents per unit width (a normalization factor of 2d) with the state-of-the-art Si n-MOSFETs at the same power supply voltage and on-off ratios.²⁴ On-current is an important figure of merit for transistor performance since it is linearly proportional to the device speed. At a power supply voltage of $V_{\rm dd} = V_{\rm ds} =$ $V_{\rm gs}({\rm on}) - V_{\rm gs}({\rm off}) = 0.5$ V, we show in Figure 4 the onstate current density $(I_{on}/2d)$ vs I_{on}/I_{off} for our n-FETs and for that of a 100 nm node Si n-MOSFET with gate length $L_{\rm g} \sim 50$ nm (the on and off states for nanotube FETs were determined using a method recently described²⁵). One sees that for $I_{\rm on}/I_{\rm off} \sim 10^2$, the more heavily doped nanotube FET can deliver twice as much on-current as the moderately doped device ($\sim 2000 \,\mu\text{A}/\mu\text{m}$ vs $\sim 1100 \,\mu\text{A}/\mu\text{m}$). For $I_{\text{on}}/I_{\text{off}} \sim 10^4$, the latter can deliver $\sim 300 \, \mu \text{A}/\mu \text{m}$ on-current and the I_{on}/μ $I_{\rm off} \sim 10^4$ is unattainable by the more heavily doped device. The on-current for the Si n-MOSFET is lower than both the heavily and moderately doped S/D CNTFETs at all $I_{\rm on}/I_{\rm off}$ values, with $I_{\rm on} \sim 320$ and $120~\mu{\rm A}/\mu{\rm m}$ at $I_{\rm on}/I_{\rm off} \sim 10^2$ and 10⁴, respectively. Note that the comparison here should be taken as specific to the method of current normalization by a channel width of 2d for the nanotube FET. Devices with well-spaced and packed SWNTs in parallel will need to be obtained for the ultimate comparison with Si MOSFETs.

To summarize, high performance short channel (\sim 80 nm) n-type nanotube MOSFETs with chemically doped source and drain regions and high- κ gate dielectrics are obtained.

For nanotubes with diameter ~ 1.6 nm and band gap ~ 0.55 eV, we obtain n-MOSFET exhibiting high on-currents, subthreshold swings of 70 mV/decade, small ambipolar conduction and high on/off ratios up to 10^6 at a drive voltage of 0.5 V. The results compare favorably with the state-of-the-art silicon n-MOSFETs and demonstrate the potential of SWNTs for future complementary electronics.

Acknowledgment. We are grateful to Prof. Mark Lundstrom for insightful and stimulating discussions. We thank Prof. D. Antoniadis and O. Nayfeh of MIT for providing the Si MOSFET data in Figure 4. This work was supported by Intel, MARCO MSD Focus Center, NSF Network for Computational Nanotechnology, a SRC Peter Verhofstadt Graduate Fellowship (A.J.), and a NSF Graduate Fellowship (R.T.).

References

- Javey, A.; Guo, J.; Wang, Q.; Lundstrom, M.; Dai, H. J. Nature 2003, 424, 654.
- Rosenblatt, S.; Yaish, Y.; Park, J.; Gore, J.; Sazonova, V.; McEuen, P. L. *Nano Lett.* 2002, 2, 869.
- (3) Javey, A.; Kim, H.; Brink, M.; Wang, Q.; Ural, A.; Guo, J.; McIntyre, P.; McEuen, P.; Lundstrom, M.; Dai, H. Nature Materials 2002, 1, 241.
- (4) Heinze, S.; Tersoff, J.; Martel, R.; Derycke, V.; Appenzeller, J.; Avouris, Ph. Phys. Rev. Lett. 2002, 89, 6801.
- (5) Wind, S.; Appenzeller, J.; Martel, R.; Derycke, V.; P, P. A. Appl. Phys. Lett. 2002, 80, 3817.
- (6) Javey, A.; Guo, J.; Farmer, D. B.; Wang, Q.; Wang, D. W.; Gordon, R. G.; Lundstrom, M.; Dai, H. J. Nano Lett. 2004, 4, 447.
- (7) Javey, A.; Wang, Q.; Kim, W.; Dai, H. IEEE IEDM Tech. Digest 2003, p 31.2.1-4.
- (8) Durkop, T.; Getty, S. A.; Cobas, E.; Fuhrer, M. S. Nano Lett. 2004, 4, 35
- (9) Kim, B. M.; Brintlinger, T.; Cobas, E.; Fuhrer, M. S.; Zheng, H. M.; Yu, Z.; Droopad, R.; Ramdani, J.; Eisenbeiser, K. Appl. Phys. Lett. 2004, 84, 1946.
- (10) Javey, A.; Guo, J.; Farmer, D. B.; Wang, Q.; Yenilmez, E.; Gordon, R. G.; Lundstrom, M.; Dai, H. Nano Lett. 2004, 4, 1319.
- (11) Javey, A.; Qi, P.; Wang, Q.; Dai, H. Proc. Natl. Acad. Sci. 2004, 101, 13408.
- (12) Seidel, R. V.; Graham, A. P.; Kretz, J.; Rajasekharan, B.; Duesberg, G. S.; Liebau, M.; Unger, E.; Kreupl, F.; Hoenlein, W. Nano Lett. 2005, 5, 147.
- (13) Kong, J.; Soh, H.; Cassell, A.; Quate, C. F.; Dai, H. Nature 1998, 395, 878.
- (14) Hausmann, D. M.; Kim, E.; Becker, J.; Gordon, R. G. Chem. Mater. 2003, 14, 4350.
- (15) Biercuk, M. J.; Monsma, D. J.; Marcus, C. M.; Becker, J. S.; Gordon, R. G. Appl. Phys. Lett. 2003, 83, 2405.
- (16) Kong, J.; Zhou, C.; Yenilmez, E.; Dai, H. Appl. Phys. Lett. 2000, 77, 3977.
- (17) Zhou, C.; Kong, J.; Yenilmez, E.; Dai, H. Science 2000, 290, 1552.
- (18) Kong, J.; Cao, J.; Dai, H.; Anderson, E. Appl. Phys. Lett. 2002, 80, 73.
- (19) Yao, Z.; Kane, C. L.; Dekke, C. Phys. Rev. Lett. 2000, 84, 2941.
- (20) Pierret, R. F. Semiconductor Device Fundamentals; Addison-Wesley: Reading, MA, 1996.
- (21) Javey, A.; Guo, J.; Farmer, D. B.; Wang, Q.; Wang, D. W.; Gordon, R. G.; Lundstrom, M.; Dai, H. J. Nano Lett. 2004, 4, 447.
- (22) Guo, J.; Javey, A.; Dai, H.; Datta, S.; Lundstrom, M. cond-mat/0309039 2003.
- (23) Appenzeller, J.; Lin, Y.-M.; Knoch, J.; Avouris, Ph. Phys. Rev. Lett. 2004, 93, 196805.
- (24) Guo, J.; Goasguen, S.; Lundstrom, M.; Datta, S. Appl. Phys. Lett. 2002, 81, 1486.
- (25) Guo, J.; Javey A.; Dai H.; Lundstrom, M. IEEE IEDM Tech. Digest 2004 703
- (26) Lochtefeld, A.; Antoniadis, D. A. IEEE Ele. Dev. Lett. 2001, 22, 95–97.

NL047931J